

CLAIMS

1. A method comprising:

receiving a first digital control value indicating the phase of a first clock signal;

receiving a second digital control value indicating the phase of a second clock signal; and

comparing the first and second digital control values to detect a phase relationship between the first and second clock signals.

2. A method as recited in claim 1, wherein the phase relationship between the first and second clock signals varies with PVT variations, the method further comprising adjusting a PVT-sensitive circuit as a function of the detected a phase relationship between the first and second clock signals.

3. A method as recited in claim 1, further comprising:

calibrating the phase of the first clock signal relative to a received data signal;

clocking an input latch with the first clock signal to latch the received data signal and to produce a captured data signal; and

latching the captured data signal at a time that varies as a function of the detected phase relationship between the first and second clock signals to produce a captured data signal.

1 4. A method as recited in claim 1, further comprising:
2 calibrating the phase of the second clock signal relative to a received third
3 clock signal;

4 identifying the phase of the third clock signal relative to the first clock
5 signal with reference to the detected phase relationship between the first and
6 second clock signals.

7
8 5. A method as recited in claim 1, wherein the phase of the second clock
9 signal is established by setting the value of the second digital control value; the
10 method further comprising:

11 comparing the first and second clock signals in a calibration procedure
12 while varying the second control value to produce a predetermined phase
13 relationship between the first and second clock signals;

14 deriving a correction value from the second digital control value that
15 produces the predetermined phase relationship between the first and second clock
16 signals; and

17 subsequent to the calibration procedure, compensating the second digital
18 control value with the derived correction value to account for different
19 propagation delays of the first and second clock signals.

20
21 6. A device comprising:
22 a first clock generator that generates a first clock signal in response to a
23 first digital control value, wherein the first digital control value establishes the
24 phase of the first clock signal;

1 a second clock generator that generates a second clock signal in response to
2 a second digital control value, wherein the second digital control value establishes
3 the phase of the second clock signal;

4 phase detection logic that compares the first and second digital control
5 values to detect a phase relationship between the first and second clock signals.

6
7 7. A device as recited in claim 6, further comprising a PVT-sensitive
8 circuit that is responsive to the phase detection logic to compensate for PVT
9 variations.

10
11 8. A device as recited in claim 6, further comprising:
12 calibration logic that sets the first digital control value to calibrate the phase
13 of the first clock signal relative to a received data signal;

14 an input latch that is clocked by the first clock signal to latch the received
15 data signal and to produce a captured data signal; and

16 latching logic that is responsive to the phase detection logic to latch the
17 captured data signal to produce a synchronized data signal relative to the second
18 clock signal.

19
20 9. A device as recited in claim 6, further comprising:
21 calibration logic that receives a third clock signal having an undetermined
22 phase relative to the first clock signal and that sets the second digital control value
23 to calibrate the phase of the second clock signal relative to the third clock signal;

1 wherein the phase detection logic compares the first and second digital
2 control values to determine the phase of the third clock signal relative to the first
3 clock signal.

4
5 **10.** A device as recited in claim 6, further comprising:
6 calibration logic that operates in a calibration procedure to compare the first
7 and second clock signals while varying at least one of the first and second digital
8 control values to produce a predetermined phase relationship between the first and
9 second clock signals;

10 wherein the phase detection logic derives at least one correction value from
11 said at least one of the first and second digital control values that produce the
12 predetermined phase relationship; and

13 wherein the calibration logic compensates at least one of the first and
14 second digital control values with the at least one derived correction value to
15 account for different propagation delays of the first and second clock signals.

16
17 **11.** A method of phase detection, comprising:
18 receiving a clock signal that has an undetermined phase relative to a
19 reference clock signal;

20 generating a measurement clock signal having a phase that is established
21 relative to the reference clock signal by a phase control value;

22 setting the phase control value to produce a predetermined phase
23 relationship between the measurement clock signal and the received clock signal;
24 and

25

1 evaluating the set phase control value to detect a measured phase
2 relationship of the received clock signal relative to the reference clock signal.

3
4 **12.** A method as recited in claim 11, wherein setting the phase control
5 value comprises varying the phase control value until the phase of the
6 measurement clock signal is approximately equal to the phase of the received
7 clock signal.

8
9 **13.** A phase detection device, comprising:
10 a clock generator that generates a measurement clock signal having a phase
11 that is established relative to a reference clock signal by a phase control value;
12 calibration logic that varies the phase control value to produce a
13 predetermined phase relationship between the measurement clock signal and a
14 received clock signal that has an undetermined phase;
15 evaluation logic that evaluates the phase control value to detect a phase
16 relationship between the received clock signal and the reference clock signal.

17
18 **14.** A phase detection device as recited in claim 13, wherein the
19 calibration logic varies the phase control value until the phase of the measurement
20 clock signal is approximately equal to the phase of the reference clock signal.

21
22 **15.** A method comprising:
23 generating a plurality of clock signals in response to digital control values
24 that specify desired relative phases of the clock signals, the clock signals being
25 subject to different propagation delays;

1 varying the digital control values in a calibration procedure to produce a
2 predetermined phase relationship between the clock signals;

3 deriving correction values from the digital control values that produce the
4 predetermined phase relationship;

5 subsequent to the calibration procedure, setting the digital control values to
6 produce desired clock signal phases; and

7 compensating the digital control values with the derived correction values
8 to account for the different propagation delays of the clock signals.

9
10 **16.** A method as recited in claim 15, wherein the clock signals have
11 approximately identical phases when in the predetermined phase relationship.

12
13 **17.** A method as recited in claim 15, wherein generating the clock
14 signals comprises deriving the clock signals from one or more common reference
15 clock signals.

16
17 **18.** A device comprising:
18 a plurality of clock generators that generate respective clock signals in
19 response to digital control values that specify desired relative phases of the clock
20 signals, the clock signals being subject to different propagation delays;

21 calibration logic that varies the digital control values in a calibration
22 procedure to produce a predetermined phase relationship between the clock
23 signals;

24 wherein the calibration logic derives one or more correction values from the
25 digital control values that produce the predetermined phase relationship, said

1 correction values being used subsequent to the calibration procedure to account for
2 the different propagation delays of the clock signals.

3
4 **19.** A device as recited in claim 18, wherein the clock signals have
5 approximately identical phases when in the predetermined phase relationship.

6
7 **20.** A device as recited in claim 18, wherein the clock generators
8 generate the clock signals from one or more common reference clock signals.

9
10 **21.** A method of phase detection, comprising:
11 generating a measurement clock signal having a phase that is established
12 relative to a reference clock signal by a phase control value;
13 delaying the measurement clock signal by a phase delay that varies with
14 PVT variations;
15 varying the phase control value to find a PVT adjustment value that
16 produces a predetermined phase relationship between the delayed measurement
17 clock signal and the reference clock signal;
18 adjusting a PVT-sensitive circuit as a function of the PVT adjustment value
19 to compensate for PVT variations in the PVT-sensitive circuit.

20
21 **22.** A method as recited in claim 21, wherein varying the phase control
22 value comprises varying the phase control value until the phase of the
23 measurement clock signal is approximately equal to the phase of the reference
24 clock signal.

1
2 **23.** A device comprising:
3 a clock generator that generate a measurement clock signal having a phase
4 that is established relative to a reference clock signal by a phase control value;
5 one or more delay elements configured to delay the measurement clock
6 signal by a phase delay that varies with PVT variations;
7 calibration logic that varies the phase control value to find a PVT
8 adjustment value that produces a predetermined phase relationship between the
9 delayed measurement clock signal and the reference clock signal;
10 a PVT-sensitive circuit that is responsive to the PVT adjustment value to
11 compensate for PVT variations in the PVT-sensitive circuit.

12
13 **24.** A device as recited in claim 21, wherein the calibration logic varies
14 the phase control value until the phase of the measurement clock signal is
15 approximately equal to the phase of the reference clock signal.

16
17 **25.** A method of synchronizing a received data signal with a target
18 timing signal, comprising:

19 generating an input timing signal having a phase that is established relative
20 to the target timing signal by a input phase control value;

21 setting the input phase control value to calibrate the phase of the input
22 timing signal relative to the received data signal;

23 clocking the received data signal with the generated input timing signal to
24 produce a captured data signal;
25

1 evaluating the input phase control value to determine an appropriate timing
2 phase at which to clock the captured data signal for synchronization with the target
3 timing signal; and

4 clocking the captured data signal at the determined appropriate timing
5 phase to produce a synchronized data signal relative to the target timing signal.
6

7 **26.** A method as recited in claim 25, wherein the evaluating comprises
8 comparing the input phase control value to a reference value.
9

10 **27.** A method as recited in claim 25, wherein:
11 the evaluating comprises comparing the input phase control value to a
12 reference value; and

13 the reference value represents a 90° phase offset from the target timing
14 signal.
15

16 **28.** A method as recited in claim 25, wherein the evaluating comprises
17 comparing the input phase control value to a target phase control value that
18 establishes the phase of the target timing signal.
19

20 **29.** A method as recited in claim 25, further comprising:
21 generating the target timing signal in response to a target phase control
22 value that establishes the phase of the target timing signal.
23
24
25

1 **30.** A method as recited in claim 25, further comprising:
2 generating the target timing signal in response to a target phase control
3 value that establishes the phase of the target timing signal; and
4 wherein the evaluating comprises comparing the input phase control value
5 to the target phase control value.

6
7 **31.** A method as recited in claim 25, wherein the input phase control
8 value is a digital word.

9
10 **32.** A method as recited in claim 25, wherein the evaluating determines
11 the appropriate timing phase to be (a) the phase of the target timing signal if the
12 evaluation indicates that the target timing signal lags the input timing signal by
13 more than 90° or (b) a phase that is 180° relative to the phase of the target timing
14 signal if the evaluation indicates that the target timing signal lags the input timing
15 signal by less than 90°.

16
17 **33.** A method as recited in claim 25, further comprising:
18 clocking the synchronized data signal with the target timing signal.

19
20 **34.** A method of synchronizing a received data signal with a target clock
21 signal, comprising:
22 setting a target phase control value to establish the phase of the target clock
23 signal;
24 setting an input phase control value to establish the phase of an input clock
25 signal;

1 clocking the received data signal with the input clock signal to produce a
2 captured data signal;

3 comparing the target phase control value and the input phase control value
4 to determine an appropriate timing phase at which to clock the captured data
5 signal for synchronization with the target clock signal; and

6 clocking the captured data signal at the determined appropriate timing
7 phase to produce a synchronized data signal relative to the target clock signal.

8
9 **35.** A method as recited in claim 34, wherein the comparing comprises
10 detecting whether the target clock signal lags the input clock signal by a
11 predetermined amount based on the target and input phase control values.

12
13 **36.** A method as recited in claim 34, wherein the comparing comprises
14 detecting whether the target clock signal lags the input clock signal by 90° based
15 on the target and input phase control values.

16
17 **37.** A method as recited in claim 34, wherein the phase control values
18 are digital words.
19
20
21
22
23
24
25

1 **38.** A method as recited in claim 34, wherein the comparing determines
2 the appropriate timing phase to be (a) the phase of the target clock signal if the
3 comparing indicates that the target clock signal lags the input timing signal by
4 more than 90° or (b) a phase that is 180° relative to the phase of the target clock
5 signal if the comparing indicates that the target clock signal lags the input clock
6 signal by less than 90°.

7
8 **39.** A method as recited in claim 34, further comprising:
9 clocking the synchronized data signal with the target timing signal.

10
11 **40.** A method as recited in claim 34, further comprising:
12 setting the input phase control value to calibrate the phase of the input
13 clock signal relative to the received data signal.

14
15 **41.** A device for synchronizing a received data signal with a target clock
16 signal, comprising:

17 an input clock generator that generates an input clock signal at a calibrated
18 phase relative to the received data signal, wherein the input clock generator
19 receives an input phase control value that establishes the calibrated phase of the
20 input clock signal;

21 an input latch that is clocked by the input clock signal to latch the received
22 data signal and to produce a captured data signal;

23 evaluation logic that evaluates the input phase control value to determine an
24 appropriate timing phase at which to clock the captured data signal for
25 synchronization with the target clock signal; and

1 latching logic configured to latch the captured data signal at the determined
2 appropriate timing phase to produce a synchronized data signal relative to the
3 target clock signal.

4
5 **42.** A device as recited in claim 41, further comprising:

6 a target clock generator that generates the target clock signal, wherein the
7 target clock generator receives a target phase control value that establishes the
8 phase of the target clock signal;

9 wherein the evaluation logic compares the target phase control value and
10 the input phase control value to determine the appropriate timing phase.

11
12 **43.** A device as recited in claim 41, wherein the evaluation logic
13 compares the input phase control value to a reference value.

14
15 **44.** A device as recited in claim 41, wherein:

16 the evaluation logic compares the input phase control value to a reference
17 value; and

18 the reference value represents a 90° phase difference from the target timing
19 signal.

20
21 **45.** A device as recited in claim 41, wherein the input phase control
22 value is a digital word.

1 **46.** A device as recited in claim 41, wherein the evaluation logic
2 determines the appropriate timing phase to be (a) the phase of the target clock
3 signal if the target clock signal lags the input clock signal by more than 90° or (b)
4 a phase that is 180° relative to the phase of the target clock signal if the target
5 clock signal lags the input clock signal by less than 90°.

6
7 **47.** A device as recited in claim 41, further comprising:
8 a second input latch that clocks the synchronized data signal in response to
9 the target timing signal.